15

## **WE CLAIM:**

A write driver circuit having a differential signal input, comprising:
 a write head;

an H-switch having a first and second transistor with a first node defined
therebetween, and a third and fourth transistor with a second node defined
therebetween, wherein said first and second nodes are adapted to drive the write
head;

a first boosting transistor set coupled to said differential signal input adapted to pull said first node low and said second node high; and

a second boosting transistor set coupled to said differential signal input adapted to pull said first node high and said second node low.

- 2. The write driver circuit specified in Claim 1 further comprising a predriver including a fifth transistor coupled between said differential signal input and said H-switch first transistor, and a sixth transistor coupled between said differential signal input and said H-switch third transistor.
- 3. The write driver circuit specified in Claim 2 wherein said fifth and sixth transistors transient currents during switching, wherein said transient currents drive said first and second boosting transistor set.
- 4. The write driver circuit specified in Claim 1 wherein said first boosting transistor set includes at least one PMOS transistor.
  - 5. The write driver circuit specified in Claim 4 wherein said first boosting transistor set includes a first and second PMOS transistor.

- 6. The write driver circuit specified in Claim 5 wherein said second boosting set includes a pair of PMOS transistors.
- 7. The write driver circuit specified in Claim 5 wherein said first and second PMOS transistors are coupled in parallel.
- 5 8. The write driver circuit specified in Claim 7 wherein said first PMOS transistor is coupled to said second node, and said second PMOS transistor is coupled to the H-switch first transistor.
  - 9. The write driver circuit specified in Claim 8 wherein the H-switch is disposed between an upper and lower voltage rail, the first transistor has a base, and wherein said second PMOS transistor is adapted to pull said first transistor base toward said upper voltage rail and said first node toward said lower voltage rail.
    - 10. The write driver circuit specified in Claim 9 wherein said first PMOS transistor is adapted to pull said second node toward said upper voltage rail.
- 15 11. The write driver circuit specified in Claim 1 further comprising a first resistor coupled between said first node and said second transistor, and a second resistor coupled between said second node and said fourth transistor, wherein the sum of said first and second resistor resistance is matched to an impedance of the write head.
- 20 12. The write driver circuit specified in Claim 11 wherein said first and second resistors are matched.

- 13. The write driver circuit specified in Claim 1 wherein said first and second boosting transistor sets are adapted to create both a larger voltage swing and a faster slew rate at said first and second node from that produced by the circuit without said first and second boosting transistor sets.
- 5 14. A method of increasing a slew rate and voltage swing at a first and second output of an H-switch adapted to drive a write head, comprising the step of:

utilizing a set of boosting transistors coupled to the H-switch to increase a pull-up voltage at the first output while simultaneously increasing a pull-down voltage at the second output.

- 10 15. The method as specified in Claim 14 wherein the boosting transistors comprise a pair of PMOS transistors.
  - 16. The method as specified in Claim 15 wherein a first of the boosting transistors is coupled to one half of the H-switch, and a second boosting transistor is coupled to the other half of the H-switch.
- 15 17. The method as specified in Claim 16 wherein the first boosting transistor pulls the second output up while the second boosting transistor drives the respective half of the H-switch harder to responsively pull down the first output.
  - 18. The method as specified in Claim 14 further comprising the step of matching the output impedance of the H-switch to an impedance of the write head driven by the first and second output.
    - 19. The method as specified in Claim 14 further comprising the step of using a pre-driver to drive said H-switch, wherein transient currents of said pre-driver drive said boosting transistors.

## 20. A write driver circuit having a differential signal input, comprising:

an H-switch having a first and second transistor with a first node defined therebetween, and a third and fourth transistor with a second node defined therebetween, wherein said first and second nodes are adapted to drive a write head;

a first boosting transistor coupled to said differential input adapted to pull said first node low and said second node high; and

a second boosting transistor coupled to said differential input adapted to pull said first node high and said second node low.

- 10 21. The write driver circuit specified in Claim 20 wherein the H-switch is disposed between an upper and lower voltage rail, the first transistor has a base, and wherein said second boosting transistor is adapted to pull said first transistor base toward said upper voltage rail and said first node toward said lower voltage rail.
- 15 22. The write driver circuit specified in Claim 20 wherein said first boosting transistor is adapted to pull said second node toward said upper voltage rail.
  - 23. The write driver circuit specified in Claim 20 further comprising a predriver coupled to said H-switch, wherein said pre-driver has transient currents driving said first and second boosting transistors.
- 20 24. The write driver circuit specified in Claim 23 wherein said first and second boosting transistors comprise PMOS devices.